

Compal Confidential

Model Name : D4PB1/D5PB1

File Name : TBD

BOM P/N:43

Compal Confidential

D4PB1/D5PB1
M/B Schematics Document

SKL U22/KBL U22 U42 Processor + DDR4

2017-02-22

Rev:1.0

ZZZ
LA-F241P MB REV1
DAA000EV010
DA2@

ZZZ1
LS-D303P FUN/B
DA400299000
DAS@

ZZZ2
LS-D302P USB/B
DA6001HX000
DAS@

ZZZ3
LS-A133P
DA600101010
DAS@

ZZZ4
LS-D301P LID/B
DA400272000
DAS@

ZZZ5
LS-B734P
DA6001B8010
DAS@

ZZZ5
HDMI LOGO
RC0000003HM
HDMI@

ZZZ
LS-B732P
DA4001YF010
DAS@

ZZZ
DAZ PCB
DAZ11B00100
DAZ@

ZZZ
SMT EMC EE AF241 D4PB1
X4E@EMC
X4EA99BOL01

UC1
FJ8067702739739 SR342 H0 2.5G
CPU_SR342@
SA0000A37N0

UC1
S IC FJ8067702739740 SR341 H0 2.7G ABO
CPU_SR341@
SA0000A34L0

UC1
S IC FJ8067703281813 QN5C Y0 1.8G
CPU_QN5C@
SA0000AQZ10

UC1
S IC FJ8067702739738 SR343 H0 2.4G ABO
CPU_SR343@
SA0000A38M0

UC1
S IC FJ8067702739738 SR22W H0 2.4G ABO
CPU_3860@
SA0000A3860

UC1
S IC FJ8067702739738 QLDP H0 2.4G BGA
CPU_3820@
SA0000A3820

UC1
S IC FJ8067702739739 SR22U H0 2.5G ABO
CPU_3760@
SA0000A3760

UC1
S IC FJ8067702739739 QLDM H0 2.5G BGA
CPU_3720@
SA0000A3720

UC1
S IC FJ8066201924931 SR2F0 D1 2.4G ABO
CPU_2T80@
SA000092T80

UC1
S IC FJ8067702739741 QLDU H0 2.6G BGA
CPU_3L20@
SA0000A3L20

UC1
S IC FJ8067702739740 SR22V H0 2.7G ABO
CPU_3450@
SA0000A3450

UC1
S IC FJ8067702739633 QLYF H0 2.6G BGA
CPU_DO10@
SA0000ADO10


UC1
S IC FJ8067702739628 QLYF H0 2.8G BGA
CPU_DP10@
SA0000ADP10

KBL-R U42

UC1
S IC FJ8067703281813 QN5C Y0 1.8G
CPU_QN5C@
SA0000AQZ10

X4EA99BOL01 includes EMC@, EMI@ and ESD@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-F241P
				Date: Wednesday, June 14, 2017	Sheet 1 of 54
				Cover Page	
				Rev 0.1	



www.schematic-x.blogspot.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-F241P	
				Date: Friday, June 09, 2017	Rev 0.1
				Sheet 2	of 54

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{BI} D min	V _{BI} D typ	V _{BI} D max	EC AD3
0	0	0 V	0 V	0.300 V	0x00 - 0x0B
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x0C - 0x1C
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3B
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3C - 0x46
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x47 - 0x54
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64

BOM Structure Table

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	dGPU	VGA@
Connector	CONN@	ON Board DDR4	X76OBRAM@
EMC requirement	EMC@	N16S-GT	SGT@
EMC requirement unpop	@EMC@	Without WiGi Funct i on	NOWG@
EMI requirement	@EMI@/EMI@	HDD Redriver	X76TI@/X76PAR@
Thunderbolt Funct i on	TBT@	N16V-GM	VGM@
RF requirement	@RF@/RF@	VRAM BOM Select	X76@
LTE Funct i on	3G@	Single/Dual Rank	SR@/DR@ DR@ is not been used in this project)
UMA only	UMA@		
VPRO Funct i on	VPRO@/NOVPRO@	PD Funct i on	PD@
VGA EMI Requirement	@VGA_EMI@/VGA_EMI@	CPU Code	QH7Y@
VGA UNPOP	@VGA@	ESD requirement	ESD@
VGA RF Requirement	@RF@_VGA@	Touch screen reserve	TS@
VGA Power	22@/23E@	KBL-R U42	U42@
GC6 Funct i on	GC6@/NOGC6@/NGC6	KBL U22	U22@
INTEL CMC	CMC@		
ESPI	ESPI @		

I2C Address Table

BUS	Device	8Bit Read/Write
SOC SMBCLK_1 +3VS	JDIMM1	A4/A5
SOC SMBCLK_1 +3VS	Gsensor U26	30/31
SOC SML0CLK_ +3VS	JNFC1	52/53
SOC SML0CLK_ +3V_LAN	LAN UL1	C8/C9
SOC SML1CLK_1 +3VSDGPU_MAIN	UGPU1	9E/9F
SOC SML1CLK_1 +3VS	Thermal Sensor UU24	98/99
SOC SML1CLK_1 +3VS	PCH_LP	90/91
EC SMB_CK1_ +3VLP_EC	PD U5007	70/71
EC SMB_CK1_ +3VLP_EC	Battery PJP201	16/17
EC SMB_CK1_ +3VLP_EC	Charger PU301	12/13

43 level BOM table

43 Level	Description	BOM Structure
431A0NBOL01	SMT MB AD301 B4DBG QJFC 2.3G UMA HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/HDMI@/NOVPRO@/PD@/TBT@/UMA@/X76PAR@/X76SAM@/RF@
431A0NBOL02	SMT MB AD301 B4DBG QJ8M 2.4G UMA HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/HDMI@/NOVPRO@/PD@/TBT@/UMA@/X76PAR@/X76SAM@/RF@
431A0NBOL03	SMT MB AD301 B4DBG QJKP 2.3G DIS HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/GC6@/HDMI@/PD@/SGT@/TBT@/VGA@/VGA_EMI@/VPRO@/X76PAR@/X76SAM@/RF@
431A0NBOL04	SMT MB AD301 B4DBG QJKK 2.5G DIS HDMI	3G@/CMC@/DA2@/SR@/EMC@/EMI@/ESD@/GC6@/HDMI@/PD@/SGT@/TBT@/VGA@/VGA_EMI@/VPRO@/X76PAR@/X76SAM@/RF@

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table


Board ID	Res	Vbrd	PCB version	Project	Note
EVT	0K	0v	0.1	New P6	
PVT	12k	0.345V	0.2		
PreMP	15k	0.430V	1		

Voltage Rails


Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VSDGPU	+1.05VS power rail for GPU	ON	OFF	OFF
+1.5VSDGPU	+1.5VS power rail for GPU	ON	OFF	OFF
+3VSDGPU_AON	+3VS power rail for GPU(AON rails)	ON	OFF	OFF
+3VSDGPU_MAIN	+3VS power rail for GPU GC62.0	ON	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON	OFF	OFF
+2.5V	DDR4 +2.5V Power Rail	ON	ON	OFF
Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.				

Power	LA734196T D58	Power Pin Name	Power Pin	Power Pin Name	Power Pin	Power Pin Name	Power Pin
+18V	PC002 VCC500IN	→	VCC500E	→	VCC500E		
	PC003 EN500IN	→	VCC500E	→	VCC500E		
	PC004 EN500IN	→	VCC500E	→	VCC500E		
	PC005 EN500IN	→	VCC500E	→	VCC500E		
	PC006 EN500IN	→	VCC500E	→	VCC500E		
	PC007 EN500IN	→	VCC500E	→	VCC500E		
	PC008 EN500IN	→	VCC500E	→	VCC500E		
	PC009 EN500IN	→	VCC500E	→	VCC500E		
	PC010 EN500IN	→	VCC500E	→	VCC500E		
	PC011 EN500IN	→	VCC500E	→	VCC500E		
+18V	PC012 EN500IN	→	VCC500E	→	VCC500E		
	PC013 EN500IN	→	VCC500E	→	VCC500E		
	PC014 EN500IN	→	VCC500E	→	VCC500E		
	PC015 EN500IN	→	VCC500E	→	VCC500E		
	PC016 EN500IN	→	VCC500E	→	VCC500E		
	PC017 EN500IN	→	VCC500E	→	VCC500E		
	PC018 EN500IN	→	VCC500E	→	VCC500E		
	PC019 EN500IN	→	VCC500E	→	VCC500E		
	PC020 EN500IN	→	VCC500E	→	VCC500E		
	PC021 EN500IN	→	VCC500E	→	VCC500E		
+18V	PC022 EN500IN	→	VCC500E	→	VCC500E		
	PC023 EN500IN	→	VCC500E	→	VCC500E		
	PC024 EN500IN	→	VCC500E	→	VCC500E		
	PC025 EN500IN	→	VCC500E	→	VCC500E		
	PC026 EN500IN	→	VCC500E	→	VCC500E		
	PC027 EN500IN	→	VCC500E	→	VCC500E		
	PC028 EN500IN	→	VCC500E	→	VCC500E		
	PC029 EN500IN	→	VCC500E	→	VCC500E		
	PC030 EN500IN	→	VCC500E	→	VCC500E		
	PC031 EN500IN	→	VCC500E	→	VCC500E		
+18V	PC032 EN500IN	→	VCC500E	→	VCC500E		
	PC033 EN500IN	→	VCC500E	→	VCC500E		
	PC034 EN500IN	→	VCC500E	→	VCC500E		
	PC035 EN500IN	→	VCC500E	→	VCC500E		
	PC036 EN500IN	→	VCC500E	→	VCC500E		
	PC037 EN500IN	→	VCC500E	→	VCC500E		
	PC038 EN500IN	→	VCC500E	→	VCC500E		
	PC039 EN500IN	→	VCC500E	→	VCC500E		
	PC040 EN500IN	→	VCC500E	→	VCC500E		
	PC041 EN500IN	→	VCC500E	→	VCC500E		
+18V	PC042 EN500IN	→	VCC500E	→	VCC500E		
	PC043 EN500IN	→	VCC500E	→	VCC500E		
	PC044 EN500IN	→	VCC500E	→	VCC500E		
	PC045 EN500IN	→	VCC500E	→	VCC500E		
	PC046 EN500IN	→	VCC500E	→	VCC500E		
	PC047 EN500IN	→	VCC500E	→	VCC500E		
	PC048 EN500IN	→	VCC500E	→	VCC500E		
	PC049 EN500IN	→	VCC500E	→	VCC500E		
	PC050 EN500IN	→	VCC500E	→	VCC500E		
	PC051 EN500IN	→	VCC500E	→	VCC500E		
+18V	PC052 EN500IN	→	VCC500E	→	VCC500E		
	PC053 EN500IN	→	VCC500E	→	VCC500E		
	PC054 EN500IN	→	VCC500E	→	VCC500E		
	PC055 EN500IN	→	VCC500E	→	VCC500E		
	PC056 EN500IN	→	VCC500E	→	VCC500E		
	PC057 EN500IN	→	VCC500E	→	VCC500E		</


C4PB1/C5PB1 Power on sequence



C4PB1/C5PB1 Power OFF sequence










C4PB1/C5PB1 S3 sequence





Functional Strap Definitions

#543016 PDG0.9 P.775


DDPB_CTRLDATA GPP E19 (Internal Pull Down):
DDPC_CTRLDATA GPP E21 (Internal Pull Down):
DDPD_CTRLDATA GPP E23 (Internal Pull Down):
(Sampled:Rising edge of PCH_PWROK)
Display Port B/C/D Detected
0 =Port is not detected.
1 =Port is detected.




Interleaved Memory




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(2/12)DDR		
				Size	Document Number	Rev
				Custom	LA-F241P	0.1
Date:		Friday, June 09, 2017		Sheet	7	of 54





Single SPI ROM_CS0#



SPI ROM (8MByte)



2015MOW06 no need PULK on SPI_IO2/IO3



SPI ROM Setting	Bom Option
8M + 2M (Standard Demand)	Single SPI = 2M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
8M + 4M(If Support ISH)	Single = 4M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
8M + 8M(If Support ISH+VPRO)	Single = 8M_SINGLE@(UC2) Dual SPI = 8M_DUAL@
16M	Single = 16M_SINGLE@ (UC2)

#545659 SKL_PCH_EDS_R0.7 P.84


11.7.3 Intel HD Audio link capabilities

- Two SDI signals to support two external codecs.
- Drives variable frequency (6 MHz to 24 MHz) BCLK to support:
 - SDO double pumped up to 48 Mb/s
 - SDI's single pumped up to 24 Mb/s
- Provides cadence for 44.1 kHz-based sample rate output.
- Supports 1.5V, 1.8V and 3.3V modes.

Functional Strap Definitions

SPKR / GPP_B14 (Internal Pull Down):
(Sampled: Rising edge of PCH_PWROK)

TOP Swap Override
0 = Disable TOP Swap mode.----> AAX05 Use
1 = Enable TOP Swap Mode.






62.3.38 RCOMP Checklist


Table 62-48. RCOMP Checklist

Component	Value	✓
NOA_RCOMP	49.9 ohm +/- 1% pull down termination to GND	
PEG_COMP	24.9ohm +/- 1% pull down termination to GND	
SD_RCOMP	200ohms termination to GND.	
EHMC_RCOMP	200ohms termination to GND.	
PCIE_RCOMP/P/N	100 ohm +/- 1%. Differential between RCOMP/RCOMP/N	
USB2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	
SD_RCOMP	200ohms termination to GND.	
EHMC_RCOMP	200ohms termination to GND.	
PCH_POPIRCOMP	DC resistance <0.2ohm. 49.9 ohm termination resistor to GND.	
PCIE_RCOMP/P/N	100 ohm +/- 1%. Differential between RCOMP/RCOMP/N	
CSI2_COMP	100 ohm +/- 1% termination resistor to GND; DC resistance <0.5ohm.	
USB2_COMP	113 Ohm +/- 1% differential termination to GND; DC resistance <0.5ohm.	


HDA for AUDIO





	GPIO67 DGPU_PRNST#
DIS, Optimus	0
UMA	1



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/02/22	Deciphered Date	2018/02/22		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(5/12)CLK,GPIO			
				Size Custom		Document Number	Rev 0.1
				LA-F241P			
				Date: Friday, June 09, 2017		Sheet 10 of 54	



Security Classification	Compal Secret Data			Compal Electronics, Inc. SKL-U(6/12)GPIO		
Issued Date	2017/02/22	Deciphered Date	2018/02/22			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Size	Document Number	Rev
				Custom	LA-F241P	0.1
Date:				Wednesday, June 14, 2017	Sheet 11 of 54	



Acer HSIO def i ne	
LANx1	USB3 Port1
LANx2	USB3 Port2
LANx3	USB3 Port3
LANx4	USB3 Port4
LANx5	USB3 Port5
LANx6	USB3 Port6
LANx7	USB3 Port7
LANx8	USB3 Port8
LANx9	USB3 Port9
LANx10	USB3 Port10
LANx11	USB3 Port11
LANx12	USB3 Port12
LANx13	USB3 Port13
LANx14	USB3 Port14
LANx15	USB3 Port15
LANx16	USB3 Port16
LANx17	USB3 Port17
LANx18	USB3 Port18
LANx19	USB3 Port19
LANx20	USB3 Port20
LANx21	USB3 Port21
LANx22	USB3 Port22
LANx23	USB3 Port23
LANx24	USB3 Port24
LANx25	USB3 Port25
LANx26	USB3 Port26
LANx27	USB3 Port27
LANx28	USB3 Port28
LANx29	USB3 Port29
LANx30	USB3 Port30
LANx31	USB3 Port31
LANx32	USB3 Port32
LANx33	USB3 Port33
LANx34	USB3 Port34
LANx35	USB3 Port35
LANx36	USB3 Port36
LANx37	USB3 Port37
LANx38	USB3 Port38
LANx39	USB3 Port39
LANx40	USB3 Port40
LANx41	USB3 Port41
LANx42	USB3 Port42
LANx43	USB3 Port43
LANx44	USB3 Port44
LANx45	USB3 Port45
LANx46	USB3 Port46
LANx47	USB3 Port47
LANx48	USB3 Port48
LANx49	USB3 Port49
LANx50	USB3 Port50
LANx51	USB3 Port51
LANx52	USB3 Port52
LANx53	USB3 Port53
LANx54	USB3 Port54
LANx55	USB3 Port55
LANx56	USB3 Port56
LANx57	USB3 Port57
LANx58	USB3 Port58
LANx59	USB3 Port59
LANx60	USB3 Port60
LANx61	USB3 Port61
LANx62	USB3 Port62
LANx63	USB3 Port63
LANx64	USB3 Port64
LANx65	USB3 Port65
LANx66	USB3 Port66
LANx67	USB3 Port67
LANx68	USB3 Port68
LANx69	USB3 Port69
LANx70	USB3 Port70
LANx71	USB3 Port71
LANx72	USB3 Port72
LANx73	USB3 Port73
LANx74	USB3 Port74
LANx75	USB3 Port75
LANx76	USB3 Port76
LANx77	USB3 Port77
LANx78	USB3 Port78
LANx79	USB3 Port79
LANx80	USB3 Port80
LANx81	USB3 Port81
LANx82	USB3 Port82
LANx83	USB3 Port83
LANx84	USB3 Port84
LANx85	USB3 Port85
LANx86	USB3 Port86
LANx87	USB3 Port87
LANx88	USB3 Port88
LANx89	USB3 Port89
LANx90	USB3 Port90
LANx91	USB3 Port91
LANx92	USB3 Port92
LANx93	USB3 Port93
LANx94	USB3 Port94
LANx95	USB3 Port95
LANx96	USB3 Port96
LANx97	USB3 Port97
LANx98	USB3 Port98
LANx99	USB3 Port99
LANx100	USB3 Port100

GPIO	DEVICE CONTROL
USB_OC0#	USB Port 1, 2, 4
USB_OC1#	NA
USB_OC2#	NA
USB_OC3#	NFC
DEVSLP0	NA
DEVSLP1	NA
DEVSLP2	SSD
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	NA

Security Classification	Compal Secret Data
Issued Date	2017/02/22
Deciphered Date	2018/02/22

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Close to UC1

2017/4/18 for MB Field lesson learnt ESD request

ESD@

RC1321 2 10K 0402 5%

RC1391 2 10K 0402 5%

RC1381 2 10K 0402 5%

RC2011 2 10K 0402 5%

DEVSLP[2:0] Implementation

DEVSLP is a host-controlled hardware signal which enables a SATA host and device to enter an ultra-low interface power state, including the possibility to completely power down host and device PHYs.

The processor provides three SATA DEVSLP signals, DEVSLP[2:0] for SKL U.

When high, DEVSLP requests the SATA device to enter into the DEVSLP power state.

When low, DEVSLP requests the SATA device to exit from the DEVSLP power state and transition to active state.

SATA General Purpose (SATAGP[2:0]) Signals

The processor provides three SATA general purpose input signals, SATAGP[2:0] for SKL U.


These signals can be configured as interlock switch status inputs corresponding to a given SATA port.

When used as an interlock switch status indication, this signal should be driven to 0 to indicate that the switch is closed and to 1 to indicate that the switch is open.

If mechanical presence switches will not be used on the platform, SATAGP[2:0] signals can be configured as GPP_E[2:0] GPIOs signals.







Compal Electronics, Inc.	
SKL-U(7/12)PCIE,USB,SATA	
Title	Document Number
Size	LA-F241P
Custom	Rev 0.1
Date:	Friday, June 09, 2017
Sheet	12 of 54

+1.0VALW_PRIM TO +1.0V_VCCSTU / +1.0VCCST

































+1.8VALW_PRIM TO +1.8VS

+1.0VALW_PRIM TO +1.0VS_VCCSTG




543016_SKL_PDG_1_0
+1.35V_VDDQ_CPU : 2x 10uF 0402 (Placeholder)
4x 1uF 0201 (Placeholder)
4x 10uF 0402
3x 22uF 0603


Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2017/02/22			2018/02/22			SKL-U(8/12)Power		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Friday, June 09, 2017			Sheet 13 of 54		
543016_SKL_PDG_1_0			+VCCIO : 2x10uF 0402 (Placeholder)			Rev 0.1		
+VCCIO : 2x10uF 0402 (Placeholder)			4x 1uF 0201 (Placeholder)			LA-F241P		
4x 1uF 0201 (Placeholder)			4x 10uF 0402					
4x 10uF 0402			3x 22uF 0603					



Power Rail	Voltage
+CHGRTC	3.383V(MAX)
BAT54C(VF)	240 mV
+3VL_RTC	3.143V
Result : Pass	



Security Classification	Compal Secret Data			Title	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	SKL-U(9/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-F241P	
				Date:	Friday, June 09, 2017
				Sheet	14 of 54
				Rev	0.1



Note: [1] Does not apply when rails are merged.

To minimize any stray noise pickup to the Vcc_SENSE/Vss_SENSE lines


- Sense traces should be referenced to a solid ground plane
- Avoid crossing over plane splits
- Maintain a 25-mil separation distance away from any other dynamic signals

Signal	W1 [inches]	W2 [inches]	W3/ 4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{P1} [Ω]	R _{P2} [Ω]	R _{S1} [Ω]	R _{S2} [Ω]	V _{CE1} [V]
VDSOUT							Empty	45	0	50	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDALER T#							56	Empty	220	0	

Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEDPIO}	Processor EDPIO power rail (available only in SKU's with OPC)	Fixed


UC1P SKL-U Rev. 0.53			UC1Q SKL-U Rev. 0.53			UC1R SKL-U Rev. 0.53		
GND 1 OF 3			GND 2 OF 3			GND 3 OF 3		
A5	VSS	AL65	AT63	VSS	BA49	F8	L18	VSS
A67	VSS	AL66	AT68	VSS	BA53	G10	L2	VSS
A70	VSS	AM13	AT71	VSS	BA57	G22	L20	VSS
AA2	VSS	AM21	AU10	VSS	BA6	G43	L4	VSS
AA4	VSS	AM25	AU15	VSS	BA62	G45	L8	VSS
AA65	VSS	AM27	AU20	VSS	BA66	G48	N10	VSS
AA68	VSS	AM43	AU32	VSS	BA71	G5	N13	VSS
AB15	VSS	AM45	AU38	VSS	BB18	G52	N19	VSS
AB16	VSS	AM46	AV1	VSS	BB26	G55	N21	VSS
AB18	VSS	AM55	AV68	VSS	BB30	G58	N6	VSS
AB21	VSS	AM60	AV69	VSS	BB34	G6	N65	VSS
AB8	VSS	AM61	AV70	VSS	BB38	G60	N68	VSS
AD13	VSS	AM68	AV71	VSS	BB43	G63	P17	VSS
AD16	VSS	AM71	AW10	VSS	BB55	G66	P19	VSS
AD19	VSS	AM8	AW12	VSS	BB6	H15	P20	VSS
AD20	VSS	AN20	AW14	VSS	BB60	H18	P21	VSS
AD21	VSS	AN23	AW16	VSS	BB64	H71	R13	VSS
AD62	VSS	AN28	AW18	VSS	BB67	J11	R6	VSS
AD8	VSS	AN30	AW21	VSS	BB70	J13	T15	VSS
AE64	VSS	AN32	AW23	VSS	C1	J25	T17	VSS
AE65	VSS	AN33	AW26	VSS	C25	J28	T18	VSS
AE66	VSS	AN35	AW28	VSS	C5	J32	T2	VSS
AE67	VSS	AN37	AW30	VSS	D10	J35	T21	VSS
AE68	VSS	AN38	AW32	VSS	D11	J38	T4	VSS
AE69	VSS	AN40	AW34	VSS	D14	J42	U10	VSS
AF1	VSS	AN42	AW36	VSS	D18	J8	U63	VSS
AF10	VSS	AN58	AW38	VSS	D22	K16	U64	VSS
AF15	VSS	AN63	AW41	VSS	D25	K18	U66	VSS
AF17	VSS	AP10	AW43	VSS	D26	K22	U67	VSS
AF2	VSS	AP18	AW45	VSS	D30	K61	U69	VSS
AF4	VSS	AP20	AW47	VSS	D34	K63	U70	VSS
AF63	VSS	AP23	AW49	VSS	D39	K64	V16	VSS
AG16	VSS	AP28	AW51	VSS	D44	K65	V17	VSS
AG17	VSS	AP32	AW53	VSS	D45	K66	V18	VSS
AG18	VSS	AP35	AW55	VSS	D47	K67	W13	VSS
AG19	VSS	AP38	AW57	VSS	D48	K68	W6	VSS
AG20	VSS	AP42	AW6	VSS	D53	K70	W9	VSS
AG21	VSS	AP58	AW60	VSS	D58	K71	Y17	VSS
AG71	VSS	AP63	AW62	VSS	D6	L11	Y19	VSS
AH13	VSS	AP68	AW64	VSS	D62	L16	Y20	VSS
AH6	VSS	AP70	AW66	VSS	D66	L17	Y21	VSS
AH63	VSS	AR11	AW8	VSS	D69			
AH64	VSS	AR15	AY66	VSS	E11			
AH67	VSS	AR16	B10	VSS	E15			
AJ15	VSS	AR20	B14	VSS	E18			
AJ18	VSS	AR23	B18	VSS	E21			
AJ20	VSS	AR28	B22	VSS	E46			
AJ4	VSS	AR35	B30	VSS	E50			
AK11	VSS	AR42	B34	VSS	E53			
AK16	VSS	AR43	B39	VSS	E56			
AK18	VSS	AR45	B44	VSS	E6			
AK21	VSS	AR46	B48	VSS	E65			
AK22	VSS	AR48	B53	VSS	E71			
AK27	VSS	AR5	B58	VSS	F1			
AK63	VSS	AR50	B62	VSS	F13			
AK68	VSS	AR52	B66	VSS	F2			
AK69	VSS	AR53	B71	VSS	F22			
AK8	VSS	AR55	BA1	VSS	F23			
AL2	VSS	AR58	BA10	VSS	F27			
AL28	VSS	AR63	BA14	VSS	F28			
AL32	VSS	AR6	BA18	VSS	F32			
AL35	VSS	AT2	BA2	VSS	F33			
AL38	VSS	AT20	BA23	VSS	F35			
AL4	VSS	AT23	BA28	VSS	F37			
AL45	VSS	AT28	BA32	VSS	F38			
AL48	VSS	AT35	BA36	VSS	F4			
AL52	VSS	AT4	F68	VSS	F40			
AL55	VSS	AT42	AT56	VSS	F42			
AL58	VSS	AT56	AT58	VSS	BA41			
AL64	VSS							

Figure 46-18.SKL-U/Y Rail-to-Rail Sequencing Requirement for Non-Deep Sx Configured System





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND		
				Size Custom	Document Number	Rev 0.1
				LA-F241P		
Date:		Friday, June 09, 2017		Sheet	16	of 54

CFG Signals (For Strap & XDP)



#544924 Skylake EDS 0.75 P.117
 RSVD - these signals should not be connected
 RSVD_TP - these signals should be routed to a test point
 RSVD_NCTF - these signals are non-critical to function
 and may be left un-connected



For 2+3e Solution

PM_ZVM#
 Zero Voltage Mode: Control signal to OPC VR, when low OPC VR output is 0V.

PM_MSM#
 Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution for OPC).

PROC_SELECT#
 Processor Select: This pin is for compatibility with future platforms. It should NC with Skylake

Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1.0



Display Port Presence Strap

CFG4



1 : Disabled; No Physical Display Port attached to Embedded Display Port

0 : Enabled; An external Display Port device is connected to the Embedded Display Port


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(12/12)RSVD		
				Size Custom	Document Number	Rev 0.1
				LA-F241P		
				Date:	Friday, June 09, 2017	Sheet 17 of 54




Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2019/02/22	File		DDR4 DIMM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET OR INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custodian	LA-F241P	04	
				Date:	Friday, June 09, 2017	Sheet	16 of 54



CLOCK TERMINATION





Co-layer for SDP/DDP





Data mapping




U2	DQ	U3	DQ	U4	DQ	U5	DQ
DQL0	D3	DQL0	D19	DQL0	D35	DQL0	D51
DQL1	D1	DQL1	D17	DQL1	D33	DQL1	D49
DQL2	D2	DQL2	D18	DQL2	D34	DQL2	D50
DQL3	D0	DQL3	D16	DQL3	D32	DQL3	D48
DQL4	D7	DQL4	D23	DQL4	D39	DQL4	D55
DQL5	D5	DQL5	D21	DQL5	D37	DQL5	D53
DQL6	D6	DQL6	D22	DQL6	D38	DQL6	D54
DQL7	D4	DQL7	D20	DQL7	D36	DQL7	D52
DQU0	D10	DQU0	D26	DQU0	D42	DQU0	D58
DQU1	D8	DQU1	D24	DQU1	D40	DQU1	D56
DQU2	D11	DQU2	D27	DQU2	D43	DQU2	D59
DQU3	D9	DQU3	D25	DQU3	D41	DQU3	D57
DQU4	D14	DQU4	D30	DQU4	D46	DQU4	D62
DQU5	D13	DQU5	D29	DQU5	D45	DQU5	D61
DQU6	D15	DQU6	D31	DQU6	D47	DQU6	D63
DQU7	D12	DQU7	D28	DQU7	D44	DQU7	D60









<7.19> DOR_A_MA0..16






LCD POWER CIRCUIT




LED PANEL Conn.



Touch Screen Conn.




Camera



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2017/02/22	Deciphered Date		2018/02/22	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eDP/TS Connector				
						Size Custom	Document Number		Rev 0.1	
						Date: Friday, June 09, 2017		Sheet 21	of 54	
						LA-F241P				




		POL_SDA	
		0	1
POL_SCL	0	X	EP
	1	*ROM	EEPROM

ROM: Internal ROM
EP: Programmed external EC
EEPROM: External ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
				Realtek RTD2168	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Friday, June 09, 2017	LA-F241P
				Sheet 22 of 54	Rev 0.1












CRT conn.



SELx	Function
L	port 1 is chose
H	port 2 is chose







Security Classification		Compal Secret Data		Compal Electronics, Inc. CRT CONN.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom LA-F241P	Rev 0.1
				Date: Friday, June 09, 2017	Sheet 23 of 54







<6>	CPU_DP2_N0	CPU_DP2_N0	C300	2	1	0.1U 0402 16V7K	DPB_N0
<6>	CPU_DP2_P0	CPU_DP2_P0	C299	2	1	0.1U 0402 16V7K	DPB_P0
<6>	CPU_DP2_N1	CPU_DP2_N1	C277	2	1	0.1U 0402 16V7K	DPB_N1
<6>	CPU_DP2_P1	CPU_DP2_P1	C278	2	1	0.1U 0402 16V7K	DPB_P1
<6>	CPU_DP2_N2	CPU_DP2_N2	C276	2	1	0.1U 0402 16V7K	DPB_N2
<6>	CPU_DP2_P2	CPU_DP2_P2	C301	2	1	0.1U 0402 16V7K	DPB_P2
<6>	CPU_DP2_N3	CPU_DP2_N3	C298	2	1	0.1U 0402 16V7K	DPB_N3
<6>	CPU_DP2_P3	CPU_DP2_P3	C302	2	1	0.1U 0402 16V7K	DPB_P3
<6>	DD12_AUX_DN	DD12_AUX_DN	C285	2	1	0.1U 0402 16V7K	DPB_AUXN
<6>	DD12_AUX_DP	DD12_AUX_DP	C289	2	1	0.1U 0402 16V7K	DPB_AUXP


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F241P
				Date:	Friday, June 09, 2017
				Sheet	24 of 54
				Rev	0.1




2017/4/17 add diode for ESD request




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.	
Size	Document Number	Rev		0.1	
Custom	LA-F241P	Date		Friday, June 09, 2017	
Sheet		25		of	
54		Sheet		25	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	LAN Intel I219
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-F241P	
Date:	Friday, June 09, 2017	Sheet	28	of	54





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2016/03/22	Title	HD Audio Codec ALC3225X
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F241P
				Date	Friday, June 09, 2017
				Sheet	30 of 34

Wireless LAN



3.1.8.1.3.1.7.1. UART Wakeup


The UART power management protocol supports the following 4-wire and 5-wire interfaces:

- ❑ **RD_N-UART_RXD** (Input): Receive Data
- ❑ **RT_N-UART_TXD** (Output): Transmit Data
- ❑ **UART_RTS** (Input): Request to Send (Host Flow Control)
- ❑ **UART_CTS** (Output): Clear to Send (Device Flow Control)
- ❑ **Host Wake-Up-UART_Wake#** (Output): Host wake-up line is optional in case the host support in hand wake-up


NGFF WL+BT+WIGIG (KEY E)

WiGig/WLAN/BT Combo Host Pin Configuration


WM08	Pin#	Standard Definition	M2 CONNECTOR	Standard Definition	Pin#	WM08
W00D_3V3	74	3.3V		GND	75	GND
W00D_3V3	75	3.3V		REFLCLK1	73	11M6 PE REFLCLK
11M6 PE WAKEN	76	PE_WAKEN#		REFLCLK1	74	11M6 PE REFLCLK
11M6 PE CUREQ0N	84	CUREQ0N#		PE1T0	67	11M6 PE WAKEN
11M6 PE PERSTN	86	PERSTN#		PE1T1	68	11M6 PE PERSTN
11M6 JTMS	84	Reserved		GND	69	GND
11M6 JTDI	82	ALERT#		PER#1	69	11M6 PE ZP0P
11M6 JTD0	80	IO_CCLK		PER#0	70	11M6 PE ZP0P
11M6 JTDK	81	IO_CCLK_DATA		PER#0	71	11M6 PE ZP0P
EDGE_DISABLE#1	54	W_DISABLE#		PEWAKE#	55	11M6 PE WAKEN
EDGE_DISABLE#2	54	W_DISABLE#		CUREQ0N	83	11M6 PE CUREQ0N
11M6 PE PERSTN	52	PERSTN		GND	57	GND
SUBCLK	59	SUBCLK(32MHz)		REFLCLK0	49	11M6 PE REFLCLK
NC	48	CORE0		REFLCLK1	47	11M6 PE REFLCLK
NC	49	CORE1		PEWAKE	43	11M6 PE WAKEN
NC	44	CORE0		PE1T0	41	11M6 PE T0P
11M6 PE R0P#1	42	Reserved		PE1T0	41	11M6 PE T0P
11M6 PE R0P#1	40	Reserved		GND	39	GND
GND	33	Reserved		PER#0	37	11M6 PE R0P
11M6 PE T0P#1	38	NC		PER#0	35	11M6 PE R0P
11M6 PE T0P#1	34	NC		GND	53	11M6 PE T0P
W00D_3V3	52	NC		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NC	23	NC
11M6_JTST	51	NC		NC	21	NC
W00D_3V3	50	NC		NC	19	NC
W00D_3V3	49	NC		NC	17	NC
W00D_3V3	48	LED0		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		NOTCH		NOTCH
NOTCH		NOTCH		GND	7	GND
W00D_3V3	6	LED1		USB_D+	5	11M6 USB_OV6C
W00D_3V3	4	3.3V		USB_D+	3	11M6 USB_DP0B
W00D_3V3	2	3.3V		GND	1	GND





Security Classification	Compal Secret Data		Title	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT WITHOUT BEING APPROVED BY COMPAL ELECTRONICS, INC. NO INFORMATION CONTAINED HEREIN OR INFORMATION CONTAINED MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. mini Card & LTE CONN.	
Drawn	Document Number	Rev	Rev	
Checked	LA-F241			
Date	2016-Apr-08	Sheet	31	of 34



Security Classification		Compal Secret Data	
Issued Date	2017/02/22	Deciphered Date	2018/02/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		Alpine Ridge	
Document Number		LA-F241P	
Date		Friday, June 09, 2017	
Sheet		39 of 54	










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				E Series Ddock CONN.	
Size	Document	Number	Rev	Date: Friday, June 09, 2017	
Custom	LA-F241P	0.1	0.1	Sheet 37 of 54	


TPM

KB
Conn .


KB Backlight Conn




ON/OFF BTN




Lid Switch/B
(Hall Effect Switch)




TP Conn.




CardReader Board



FP Board




Function Board




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	KB/TP/LID/TPM/FUN/FP/CARD LA-F241P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Date	Friday, June 09, 2017
				Sheet	38 of 54

DC & VGA Interface




For Power Of f Sequence




+3VALW to +3VM for Intel AMT

20mil(68mA)





Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2017/02/22	Deciphered Date		2018/02/22	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC Interface			
						Size	Document Number		Rev
						Custmr	LA-F241P		0.1
						Date:	Friday, June 09, 2017		Sheet 40 of 54



2015/7/8
PD101 and PD102 SCS00002F00 change to SCS00002M00

Keep these two signals
as pair routing


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F241P
				Date	Friday, June 09, 2017
				Sheet	41 of 54
				Rev	0.1




PH1 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C

2015/07/09 update

For KB9022 sense 20mΩ	Active	Recovery
65W For AC IN	84.5W, 0.61V	84.5W, 0.61V
45W For PD IN	58.5W, 0.40V	58.5W, 0.40V




T202 T201 must close to PH201







PC203 must close to EC pin

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/02/22				Title			
Deciphered Date				2018/02/22				PWR-BATTERY CONN/OTP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Date: Friday, June 09, 2017			
				Document Number				Sheet 42 of 54			
				LA-F241P				Rev 0.1			




Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2017/02/22	Deciphered Date		2018/02/22					
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>						Title				
						BQ24780				
						Size	Document Number			
						LA-F241P				
						Rev 0.1				
Date:		Friday, June 09, 2017		Sheet	43	of 54				

EN1 and EN2 don't floating




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2017/02/22		Deciphered Date		2018/02/22		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR-3.3VALWP/5VALWP					
						Size	Document Number			Rev 0.1	
						Custom	LA-F241P				
						Date:					


RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer



Security Classification	Compel Secret Data		Title		Compel Electronics, Inc.	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	+1.2VP/+0.6SVP/+2.5VP		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED OUTSIDE OF THE COMPANY OR DIVISION OF THAT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. WITHIN THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size	Document Number	Rev
				Orientation	LA-F241P	
				Date	Friday, June 09, 2017	
				Sheet	45	of 54




```
Module model information
SY8032_V2.mdd
```




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

change PL9002, PL9003
SM01000C000 to comm
part SM01000P200




U22		
VCC:		
I _{max} =21A	I _{peak} =32A	I _{ocp} =40A
U42		
VCC:		
I _{max} =42A	I _{peak} =64A	I _{ocp} =70A
VCCGT:		
I _{max} =18A	I _{peak} =31A	I _{ocp} =39A
VCCSA:		
I _{max} =4A	I _{peak} =5A	I _{ocp} =9.5A



Security Classification	Compal Secret Data			Compal Electronics, Inc. Power Train	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-F241P	Rev 0.1
				Date: Friday, June 09, 2017	Sheet 49 of 54

2016/10/26
VCORE Output Capacitor:
U42
22uF_0603*39
1uF_0201*35
220uF *3
UNPOP
22_0603*3


2016/10/26
VCORE Output Capacitor:
U22
22uF_0603*33
1uF_0201*35
UNPOP
22_0603*9
220uF *3



Security Classification	Compal Secret Data		Title	
Issued Date	2017/02/22	Deciphered Date	2018/02/22	2018/02/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev 0.1
Size	Document Number	LA-F241P		Sheet 50 of 54
Date:	Friday, June 09, 2017			

*Page 1 of 1
for PWR*

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/02/22	Deciphered Date	2018/02/22	Title	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-F241P	0.1
				Date:	Friday, June 09, 2017	Sheet 51 of 54



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2014/11/10		2016/11/10		SMBUS Routing Table	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	Rev
				C4PB1/C5PB1 LA-591	0.1
Date:		Friday, June 09, 2017		Sheet	61 of 64

P6->P6 U42
EVT_R0.1

4/24
1. ADD TS conn. JTS1
2. Add USB PORT 10 for TS function
3. Reserve USB PORT 6 test point(T3821,T3822) for NFC
4. Remove GPU circuit
5. Support PD charger in
6. ADD U5010 circuit for TS function
7. Add 24M XTAL(YC3) for KBL U42
8. +VCC_GTX_CORE contact to CPU (UC1.M)
9. +VCC_GT_CORE contact to CPU (UC1.M)
10. Add RC256
11. Del UC9 circuit
12. DEL RC58 (direct contact U11, U12)
13. Add TBTA_HV_GATE1/2 for PD in
14. Add TBTA_PD_SENSEP/N for PD in
15. DEL H23,H24
16. DEL RC204, RC195
17. Reserve test point T3812~3815 for GPU
18. update PARADE X76, X76525BOL05
19. Change RC38 to 121ohm
20. DEL XDP circuit
21. change RC182 to 0ohm@
22. Add R5274 for ME906
23. ADD HYNIX 8G SA0000ARA10 on board ram
24. ADD T3849
25. ADD SATAXPICIE2
26. ADD R5276,R5275@, Q2023@ for PCIE SSD
27. Change Card reader to PCIE port4
28. ADD PCIE port 10 for PCIE_SSD
29. ADD CLK port 0 for PCIE_SSD
30. ADD D2018,D2019,D2020,D2021,D2022,D2023 for ESD
31. ADD CC435,CC436
32. ADD RC258

4/25
1. Q40,Q51,Q52,Q53,Q2006,Q2010,Q2013,Q2014,Q2016,
Q2017,Q2018,Q2019,Q2020,Q2021,QL2, change PN to SB000000SA00
2. Change U67 PN to SA00007IOA0 NPCT650ABCWX

4/26
Change U67 to SA00007IOA0

4/27
change R5207,R5208 to TBT@ and R5266,R5267 to @ for support dead battery

5/4
modify yellow BOM structure to meet white item
CC53,D17,D18,D19,D20,D21,D23,D24,R5196,R5204,R5207,R5208

PVT_R1.0

5/10
Swap JSSD1 PIN41,43 net

6/3
R401 chager to 47K for RF request(ME906)
Add RC 259 for CLKREQ_PCIE#0 pull up +3VS
change R5196,R4960 to @
change R5205 to 100Kohm TBT@
change R659 to mount
change UC2 PN to SA00005VV20
swap JSSD PCIE port 11,12
SSD_DET# connect to SATAXPICIE1
change R4903 to 12K
Add C5265 for PCIE SSD power
Add Adp_det
change R4938 to 0ohm
VCOUT1_PROCHOT connect to HPROCHOT#
remove J13 for C5265

6/8
Add R5277 for +5VS_CRT_SW
Add L4905 for +3VS_CRT_SW
SW_PROCHOT# connect to H_PROCHOT#
Change R4960 to mount
Change R523,R4938,R5276 to short pad
Change R5260 to 0ohm
Add Q2024,R5279,R5278 for +1.8VALW_PRIM discharge circuit
Change UU24, CU181, RU165 to @

6/8A
remove RC151

6/9
change R5193 to 0ohm_0402

DDR4 On Board RAM

X76713BOL03 Hynix	X76713BOL01 micron 4G	X76713BOL02 micron 8G	X76713BOL06 HYNIX 8G
<div><div>U2</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U3</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U4</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div> <div><div>U5</div><div>D4 512M16 H5AN8G6NAFR SA0000A1H20</div><div>X76OBHY@</div></div>	<div><div>U2</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U3</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U4</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div> <div><div>U5</div><div>D4 512M16 MT40A512M16JY SA00009V220</div><div>X76OBMACRON4@</div></div>	<div><div>U2</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U3</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U4</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div> <div><div>U5</div><div>D4 16G MT40A1G16WBU SA0000A3120</div><div>X76OBMACRON8@</div></div>	<div><div>U2</div><div>D4 16G/2400 H5ANAG6NAMR SA0000ARA10</div><div>X76OBHYNIX8@</div></div> <div><div>U3</div><div>D4 16G/2400 H5ANAG6NAMR SA0000ARA10</div><div>X76OBHYNIX8@</div></div> <div><div>U4</div><div>D4 16G/2400 H5ANAG6NAMR SA0000ARA10</div><div>X76OBHYNIX8@</div></div> <div><div>U5</div><div>D4 16G/2400 H5ANAG6NAMR SA0000ARA10</div><div>X76OBHYNIX8@</div></div>

VRAM

X76614BOL54 Hynix	X76614BOL58 SANSUNG	X76713BOL04 Hynix E-die
<div><div>U2004</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2005</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2006</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div> <div><div>U2007</div><div>D3 256M16 H5TC4G63CFR SA00008DN10</div><div>X76VHY@</div></div>	<div><div>U2004</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2005</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2006</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div> <div><div>U2007</div><div>D3 256M16 K4W4G1646E SA000076PB0</div><div>X76VSAM@</div></div>	<div><div>U2004</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2005</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2006</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div> <div><div>U2007</div><div>S IC D3 256M16 H5TC4G63EFR-N0C SA00008DN80</div><div>X76VHY_E@</div></div>

SATA Redriver

X76525BOL51 TI	X76713BOL05 Parade	X76525BOL52 Parade
<div><div>U1</div><div>SN75LVCP601RTJR SA00003ZX00</div><div>X76SATATi@</div></div> <div><div>R11</div><div>4.99K +-1% 0402 SD034499180</div><div>X76SATATi@</div></div>	<div><div>U1</div><div>PS8527CTQFN20GTR2-A2 SA00007JU10</div><div>X76SATAPARa@</div></div> <div><div>R18</div><div>4.7K +-5% 0402 SD028470180</div><div>X76SATAPARa@</div></div> <div><div>R11</div><div>7.5K +-5% 0402 SD028100280</div><div>X76SATAPARa@</div></div>	<div><div>U1</div><div>PS8527CTQFN20GTR2-A1 SA00007JU00</div><div>X76SATAPARa@</div></div> <div><div>R18</div><div>4.7K +-5% 0402 SD028470180</div><div>X76SATAPARa@</div></div> <div><div>R11</div><div>7.5K +-5% 0402 SD028100280</div><div>X76SATAPARa@</div></div>